

#### EP 0 886 317 A2 (11)

## (12)

# EUROPEAN PATENT APPLICATION

(43) Date of publication 23.12.1998 Bulletin 1998/52 (51) Int Ct 6 H01L 27/115, H01L 21/316. H01L 21/3205

(21) Application number 98304720.0

(22) Date of filing 15.06.1998

(84) Designated Contracting States AT BE CHICY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE

Designated Extension States AL LT LV MK RO SI

(30) Priority 16.06.1997 JP 158809/97

(71) Applicant SANYO ELECTRIC CO. LTD Moriguchi-shi. Osaka-fu 570 (JP)

(72) Inventors

 Ogasahara, Satoru Anpachigun Gifu (JP)

 Harada, Mitsuaki Oogaki Gifu (JP) Furukawa, Hiroaki

Anpachigun Gifu (JP) Goto. Takashi Oogaki Gifu (JP)

· Gueshi. Tatsuro Hikone Shiga (JP)

 Ishizuka, Yoshiyuki Inazawa Aichi (JP)


(74) Representative Calderbank, Thomas Roger et al MEWBURN ELLIS

York House 23 Kingsway London WC2B 6HP (GB)

### Dielectric device. Dielectric memory and method of fabricating the same (54)

A gate insulating layer and a first lower electrode are formed on a channel region of a silicon substrate, and an interlayer insulating film is formed on the silicon substrate so as to cover the first lower electrode and the gate insulating film. A buffer layer is formed on the interlayer insulating film and a contact hole is

formed in the interlayer insulating film and the buffer layer on the first lower electrode. A connecting layer and a second lower electrode are formed in the contact hole A terroelectric thin film and an upper electrode are formed in this order on the buffer layer so as to be brought into contact with the upper surface of the second lower electrode



F I G. 1

#### Description

The present invention relates generally to a dielectric device having a dielectric him a dielectric memory used a dielectric him in its gate portion, and a method of labricating the same.

A memory having a capacitor composed of a ferroelectric thin film provided in a gate portion of a field effect transitor (FET) has been known as a nondestructive readable nonvolatile memory. As the structure of such a ferroelectric memory an MFS imetal-ferroelectricssemiconductor) structure an MFIS (metal-ferroelectricstectrics-insulator-semiconductor) structure an MFMIS (metal-ferroelectrics-metal-insulator-semiconductor) structure and so forth have been proposed.

In the letroelectric memory having the MFS structure a ferroelectric thin tim is provided as a gate insulating him of an FET so that the ferroelectric thin tim is brought into direct contact with a semiconductor substrate. Therefore constituent atoms react with each other and mutually diffuse on the surface of the ferroelectric thin tim with the semiconductor substrate. As a result, the characteristics of the ferroelectric memory are degraded decreasing the rollability thereof.

In the terroelectric memory having the MFIS structure an insulating time is provided as a diffusion barrier layer (a buffer layer) for preventing constituent atoms from mutually diffusing between a semiconductor substrate and a terroelectric thin tim. However, the diffusion barrier characteristics of the insulating film are not sufficient so that the problems of the reaction and the mutual diffusion of the constituent atoms on the surface of the ferroelectric thin tim, with the semiconductor substrate are not satisfactorily solved.

In the terroelectric memory having the MEMIS structure therefore a capacitor composed of a ferroelectric thin time hereinafter referred to as a ferroelectric capacitor is formed on a gate electrode of a normal FET formed on the semiconductor substrate.

Fig 7 is a schematic cross-sectional view showing one example of the conventional ferroelectric memory having the MEMIS structure

In Fig. 7. a source region 22 composed of an nº layer and 1 drien region 23 composed of an nº layer and formed with predetermined actualing on the surface of a E-type siteon 3, bistrate 21. A region of the siteon substrate 21 between the source region 24 as a channel region 24. A red more region 25 as a channel region 24. A paid exide him 25 at floating gate electrode 26 a ferroelectric thin him 27 and a control gate electrode 28 are formed in this order on the channel region 24.

Description is now made of the principle under which the ferroelectric memory shown in Fig. 7 operates. A sufficient positive voltage to inversely polarize

is negatively charged, and the surface of the ferroelectricitiin film 27 with the floating gate electrode 25 is postively charged.

in this case, the surface of the floating gate electrode 25 with the ferroelectric thin him 27 is negatively charged and the surface of the floating gate electrode 26 with the gate oxide film 25 is positively charged, so that an inversion layer is formed in the channel region 24 between the source region 22 and the drain region 23 As a result, an FET is turned on although the voltage of the control gate electrode 25 is 200.

Contrary to this "a sufficient negative voltage to inversely polarize the ferroelectric thin tilm 27 is applied to the control gate electrode 25 to set the voltage of the 15 control gate electrode 25 to zero again. Therefore, the surface of the ferroelectric thin tim 27 with the control gate electrode 26 is positively charged, and the surface of the ferroelectric thin tim 27 with the office trode 26 is negatively charged.

In this case, the surface of the floating gate electrode 26 with the ferrcelectric thin film 27 is positively charged and the surface of the floating gate electrode 28 with the gate exide film 25 is negatively charged. As a result in ourwarden layer is formed in the channel region 24 between the source region 22 and the drain region 23 so that the FET is turned off.

If the ferroelectric thin him 27 is thus sufficiently polarized inversely the FET can be selectively turned on or off even after a voltage applied to intercontrol gate electricide 28 is set to zero. Therefore, it is possible to discriminate between data 11 and 10 which are stored in the ferroelectric memory by detecting a current between a source and a drain.

In the ferroelectric memory shown in Fig. 7, the ferroelectric thin film 27 is formed on the floating gate electrode 28 composed of a material which is low in reactivty for example. Proplatinum, and the gate oxide film 25 and the floating gate electrode 28 function as diffusion barner layers. Consequently constituent atoms are provinted from reacting with each other and mutually diffusing between the ferroelectric thin him and the semiconductor substrate as compared with the ferroelectric momory having the MFS structure and the ferroelectric momory having the MFS structure.

Fig. 3 is a schematic cross-sectional view showing another example of the conventional force lecture memcry having the MFMIS structure. The terrodifiction memcry shown in Fig. 3 is disclosed in JF. A.5-327062.

In Fig. 3: a source region 34 composed of a philayer and a drain region 35 composed of a philayer and a drain region 35 composed of a philayer are formed with predetermined specing on the surface of an in-striction substrate 31. A region of the silicon substrate 31 between the source region 34 and the drain region 35 a channel region 36. A gate boxide tilm 32 is formed toggen 36. And a first lower electrode 33.

tact hole 39 is formed in the interrayer insulating film 37 on the first lower electrode 33, and all wiring layer 40 is formed in the centact hole 39.

Contact holes are respectively provided in the interlayer insulating film 37 on the source region 34 and the interlayer insulating film 37 on the drain region 35, and wring layers 45 and 46 are respectively formed in the contact holes.

Furthermore is second lower electrodo 42 is formed on the wrining layer 40 connected to the first lower electrodo 30. A feroelectric thin film 43 is formed on the second lower electrode 42 and an upper electrode 44 is formed on the letroelectric thin film 43 further of him electrodes 47 and 48 are respectively formed on the wiring layers 45 and 46 which are connected to the source region 34 and the drain region 35.

In the delectric memory shown in Fig. 8, the ferroelectric thin film 43 is formed on the second lower electrode 42 composed of a material which is low in reactivity for example. Pt. and the interlayer insulating film 37 is provided between the first lower electrode 33 and the second lower electrode 42 so that constituent atoms are further prevented from reacting with each other and mutually diffusing between the ferroelectric thin film 43 and the silicon substrate 31.

In the fabrication of the ferroelectric memory shown in Fig. 5 in patterning the upper electrode 44 the ferroelectric thin film 43 and the second lower electrode 42 by etching a conductive material such as PI which is a material for the upper electrode 44 and the second lower electrode 42 which have been elched may in some cases adhere or deposit on sidewills of the ferroelectric thin film 41 Therefore a current leaks between the upper electrode 44 and the second lower electrode 42 so that the reliability of the ferroelectric memory is decreased.

An object of the present invention is to provide a delectric device whose reliability and yield are prevented from being decreased by the adhesion or the deposition of a conductive material on sidewalls of a delectric time.

Another object of the present invention is to provide a dielectric memory whose reliability and yield are prevented from being decreased by the adhasion or that deposition of a conductive malerial on side walls of a dialectric film.

Shill another object of the present invention is to provide a method of labricating a dielectric device whose reliability and yield are prevented from being decreased by the adhesion of the deposition of a conductive material on sidewards of a dielectric lim.

A further object of the present invention is to provide a method of labricating a dielectric memory whose reli-

er formed so as to cover the first conductive layer and having a contact hole, a second conductive layer provided in the contact hole of the insulating layer, and a dielectric film formed on the second conductive layer.

in the dielectric device, the second conductive layer when is brought into contact with the dielectric film is provided in the contact hole of the insulating layer in patterning the dielectric film therefore, a material for the second conductive layer does not adhere or deposit on sidewills of the dielectric film. Consequently, the reliability and the yield are prevented from being decreased by the adhesion or the deposition of a conductive material on the sidewalls of the dielectric film.

The dietectric film may be a ferroetectric film. In this case, the reliability and the yield of the dielectric device including the ferroetectric film are improved.

The dielectric device may further comprise a third conductive layer formed on the dielectric tilm. In this case, a dielectric capacitor is constructed. Also in this case, since the second conductive layer which is contact with the dielectric tilm is provided in the contact hole of the insulating layer reduction of the area of the capacitor is realized.

The dielectual device may further comprise a connecting layer formed under the second conductive layer in the conductive layer to the first conductive layer to conductive layer to the first conductive layer.

In this case, the connecting layer and the second electrode layer are provided in the contact hole of the insulating layer, and the second conductive layer in the contact hole is electrically connected to the first conductive layer by the connecting layer.

A dielectric memory provided in a semiconductor according to another aspect of the present invention comprises first and second impurity regions formed with predetermined spacing in the semiconductor, a gate insulating film formed on a region between the first and second impurity regions a first lower electrode layer formed on the gate insulating film, an interlayer insulating film formed on the semiconductor so as to cover the first lower electrode layer and the gale insulating film and having a contact hole is second lower electrode layer formed in the contact hole of the interlayer insulating tile and electrically connected to the first lower electrade layer a dielectric film formed on the interlayer insulating film so as to be biquant into contact with the upper surface of the second lower electrode layer and an upper electrode layer formed on the dielectric film

in the dielectric memory, the second lower electrode layer which is brought indicontact with the lower surface of the dielectric films provided in the contact hole of the interlayer insulating film. In patterning the upper electrode layer and the dielectric film therefore, a material first the recently tweer electrode layer does not adhere to

and lower electrode layer because the second lower electrode layer is provided in the contact hole of the interlayer insulating tim. Consequently the reliability and the yield are prevented from being decreased by the adhesion or the deposition of a conductive material on the sidewills of the delectric film.

The dielectric memory may further comprise a connecting layer formed under the second lower electrode layer in the contact hole for electrically connecting the second lower electrode layer to the first lower electrode layer.

In this case, the connecting layer and the second lower electrode layer are provided in the contact hole of the interlayer insulating film and the second lower electrode layer in the contact hole is electrically connected to the first lower electrode layer by the connecting layer.

The dielectric memory may further comprise a buffer layer formed on the interlayer insulating lifer. In this case, the dielectric lim is formed on the interlayer insulating lim through the buffer layer so that the stress applied to the dielectric lim formed on the interlayer insulating film is retrieved. Therefore, the dielectric lim is prevented from being cracked, and constituent elements are prevented from reacting with each other and mutually diffusing between the dielectric lim and the interlayer insulating lifer.

The dielectric lilm may be a ferroelectric lilm. In this case, the reliability and the yield of the dielectric memory including the ferroelectric tim are improved. The ferroelectric lilm may have a perovskite crystal structure.

The semiconductor may be a semiconductor substrate or a semiconductor layer. The semiconductor may be silicon of a first conductivity type, and the first and second impurity regions may be formed of silicon of a second conductivity type opposite to the first conductivity type.

A dielectric device according to still another aspect of the present invention comprises an insulating layer having a contact hole of the insulating layer and a dielectric film formed on the conductive layer.

In the dielectric device, the conductive layer which is brought into contact, with the dielectric limit is provided in the contact help of the insulating layer as that a maintenance that of the insulating layer as that a maintenance man and except the contact of the dielectric timit at the time of patterning the dielectric limit. Consolvently, the reliability and the yield are prevented from being decreased by the adhesion or the deposition of a conductive material on the sidewalls of the dielectric limit.

The dielectric device may further comprise another conductive layer formed on the dielectric film. In this case, a dielectric capacitor is constructed.

and conductive layer in the contact noie of the insulating layer, forming a dielectric film on the second conductive layer, and patterning the dielectric film.

In the fabricating method, the second conductive layer is formed in the contact hole of the insulating layer in forming the dielectric film on the second conductive layer and patterning the dielectric film incretore, a material for the second conductive layer does not adhere or doposit on sidewalls of the dielectric film. Consequently, the following and the yield of the dielectric device are improved.

The dielectric film may be a ferroelectric film. In this case, the reliability and the yield of the dielectric device including the ferroelectric film are improved.

The labricating method may further comprise the steps of forming a third conductive layer on the dielectric film and patterning the third conductive layer. In this case, a delectric capacitor is constructed.

A method of fabricating a delectric memory accordings to a further aspect of the present invention comprises the steps of forming a gate insulating layer on a channel region forming a first lower electrode layer on the gate insulating film forming an interlayer insulating film forming a contact hole in subating film forming a second lower electrode layer and the gate insulating film forming a second lower electrode layer electrically connected to the first lower electrode layer electrode to the offer in the contact hole in the interlayer insulating film forming a delectrode layer in the contact hole of the interlayer insulating film forming a delectrode into other with the upper surface of the second lower electrode layer forming an upper electrode layer on the delectric film and patterning the upper electrode layer and the delectric film.

in the laborating method the second lower electrode layer is formed in the contact hole of the interlayer insulating tim. In forming the delectric him and the upper electrode layer in this order on the second lower electrode layer and patterning the upper electrode layer and patterning the upper electrode layer and patterning the upper electrode layer the second lower electrode layer deep not adhere or deposition sidewalls of the delectric film. Even if a material for the upper electrode layer adheres or deposition in the sidewells of the delectric film a current does not leak between the upper electrode layer and the second lower electrode layer because the second lower electrode layer because the second lower electrode layer somewhalf in the control more of the interlayer insulating tim. Consequently, the relivability and the yield of the delectric memory are improved.

In the fabricating method, the step of forming the second lower electrode layer may comprise the steps of forming a connecting layer up to a predetermined depth in the contact hole, and forming an electrode layer on the connecting layer in the contact hole.

to this case, the connecting layer and the second

The labricating method may further comprise the step of forming a diffusion barrier layer on the connecting rayer. Therefore, the oxidation of the connecting layer and the diffusion of impurities into the first lower electrode layer are prevented.

The fabricating method may further comprise the step of forming a buffer layer on the interlayer insulating film.

In this case, the dietectric film is formed on the interlayer insulating film through the buffer layer so that the stress applied to the dietectric film is retrieved. Therefore the dietectric film is prevented from being cracked and constituent elements are prevented from reacting with each other and mutually diffusing between the dietectric film and the interfayer insulating film.

The delectric film may be a lerroelectric film. In this case, the reliability and the yield of the delectric memory including the ferroelectric film are improved. The ferroelectric film may have a perovskile crystal structure.

The fabricating method may further comprise the 20 step of forming tirst and second impurity regions on both side of a channel region. The channel region may be termed of silecon of a first conductivity type and the first and second impurity regions may be formed of silecon of a second conductivity type opposite to the first conductivity type.

The loregoing and other objects features aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings

Fig. 1 is a schematic cross-sectional view showing the construction of a ferroelectric memory according to one embodiment of the present invention. Fig. 2 is a cross-sectional view showing the sleps of a method of fabricating the ferroelectric memory.

shown in Fig. 1. Fig. 3 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 4 is a cross-sectional view showing the steps of a method of facricating the ferroelectric memory shown in Fig. 1.

Fig. 5 is a cross-sectional view showing the steps of a mothed of flackeding the ferroelectric memory shown in Fig. 1.

Fig. 6 is a cross-sectional view showing the steps of a method of fabricating the ferroelectric memory shown in Fig. 1.

Fig. 7 is a schematic cross-sectional view showing one example of a conventional ferroelectric memory, and  $\cdot$ .

트 및 큰 및 4 schematic pross-sectional view showing

the construction of a ferroelectric memory according to one embodiment of the present invention

In Fig. 1, a source region 4 composed of an in layer and 4 drain region 5 composed of anni layer are formed with productimined spacing in the surface of a pitype single crystalline silicon substrate 1. A region of the silicon substrate 1. A region of the silicon substrate 1 between the source region 4 and the drain region 5 is a channel region 6.

A gate insulating film 2 composed of SiQ<sub>3</sub> is formed on the channel region 6. A first lower electrode is gate electrode). 3 composed of polysitions is formed on the gate insulating film 2. An interlayer insulating film 7 is formed on the silicon substrate 1 so as to cover the first lower electrode 3 and the gate insulating film 2. A buffer 18 layer 5 composed of TiQ<sub>2</sub> (titanium oxide). CeQ<sub>2</sub> (cerium oxide), etc. is formed on the interlayer insulating lilm 7.

A contact hole 9 is formed in the interlayer insulating find 7 and the buffer layer 8 on the first lower electrode 3. A connecting layer (a plug) 10 composed of a conductive material such as polysitican or Wiltungsten is formed up to a predefermined depth in the contact hole 9. A second lower electrode 12 composed of a conductive material such as Pt (platinum) or inQ similar sixtle) is formed on the connecting layer 10 in the contact hole 9.

A ferroelectric thin film 13 composed of PZT (lead titanate zirconate) or SfBTAO having a perovskite crystal structure is formed on the buffer layer 8 oa is to be brought into confact with the upper surface of a second lower electrode 12 An upper electrode 14 composed of a conductive material such as P1 or I/O<sub>2</sub> is formed on the ferroelectric thin film 13

Contact holes are respectively formed in the buffer layer 4 and the interlayer insulating film 7 on the source region 4 and the buffer layer 6 and the interlayer insulating film 7 on the drain region 5 and a source electrode 15 and a drain electrode 16 which are composed of a conductive material such as polysition are respectively formed in the contact holes. Writing layers 17 and 18 are respectively formed on the source electrode 15 and the drain electrode 16.

In the present embodiment, the source region 4 and the drain region 5 respectively correspond to first and 45 second impurity regions, and the first lower electrode 3 corresponds to 4 first conductive layer or a first lower electrode layer. The second lower electrode 12 done species to 4 second lower electrode layer and the connecting layer 10 corresponds to a connecting layer and the connecting layer 10 and the second lower electrode 12 connecting layer 10 and the second lower electrode 12 constitute 4 second conductive layer. Further the upper electrode 14 corresponds to an upper electrode layer.

Figs. 2. 3. 4 and 5 are cross-sectional views showing the steps of a method of fabricating the ferroelectric

method and a first lower electrode 3 composed of polysilicon having a thicknoss of 2000 A is formed on the gate insulating film 2 by a CVD method (a chemical vapor deposition method).

As shown in Fig. 2 (b), the tirst lower electrode 3 and the gate insulting time 2 in a portion excluding a gate forming region on the silicon substrate 1 are then removed using 4 dry process such as reactive-ion electrong. (RES or ion milling 10 form a gate portion in-type impurities an in-type dopant) are (cn-implanted into the surface of the silicon substrate 1 using the first lower electrode 2 as a mask for ion implantation to perform heal treatment. Consequently a source region 4 and a drain region 5 which are composed of an i-type impurity layer (an in layer) are respectively formed in self-alignment with the gate insulating time 2 and the first lower electrode 3 on the silicon substrate 1. A region of the silicon substrate 1 between the source region 4 and the drain region 5 is a channel region 6.

Thereafter an interlayer insulating film 7 composed of  $SiO_2$  etc. having 4 thickness of approximately 6000. A is formed by a CVD method or the like on the silicon substrate 1 so as in cover the first lower electrode 3 and the gate insulating film 2, as shown in Fig. 2 (c).

As shown in Fig. 3 (d), a buffer layer 8 having a thickness of 500 A composed of TiO<sub>2</sub> CeO<sub>2</sub> etc. is then formed on the interlayer insulating him 7. Thereafter a contact hole 9 is provided by a lithographic technique in the buffer layer 8 and the interlayer insulating him 7 on the first lower electrode 3 as shown in Fig. 3 (e).

As shown in Fig. 3.1f), a connecting layer 10 composed of a conductive material such as polysilicon or W is formed in the contact hole in this case the Inchkness of the connecting layer 10 is set such that the distance from an upper end of the contact hole 9 to the upper surface of the connecting layer 10 is 1500 A. As a method of forming the connecting layer 10 is conductive layer is formed on the inside of the contact hole 9 and the whole surface of the buffer layer 8 after which the whole surface of the buffer layer 8 after which the whole surface is eithed to remove a conductive layer on the buffer layer 8.

As shown in Fig. 4 (g). A diffusion barrier layer 11 composed of a conductive material such as TiN or TASIN is then formed bit the inade of the conflect hele 9 and the whole surface of the buffer layer 3 by 4 sputtering method a CVD method of the layer 3 by 4 sputtering method a CVD method of the layer of order to drewent the connecting layer (3 from being colleged and prevent impurities from being diffused into 4 gale portion.)

As shown in Fig. 4 in), the whote surface of the diffusion barrier layer 11 is othered to remove the diffusion barrier layer 11 on the butter layer 3 as well as to eith the butter layer 11 back until the upper surface of the diffusion barrier layer 11 in the contact hole 9 is lower have the open surface of the butter layer 3 in this case.

layer 11 having 4 thickness of 300 A is thus formed on the connecting layer (0 in the contact hole 9. The diffusion barrier layer 11 will be a part of the second lower electrode 12 formed in the subsequent process.

As shown in Fig. 4 (ii) in a second lower electrode 12 human a thickness of 3000 A composed of a conductive material such as Plor II (r) is then formed on the buffer layer B and the diffusion barrier layer 11 in the contact hole 9 by a sputtering method a CVD method a soleyel method or the like. Another material on which a ferroelectric crystal can be grown may be used as a material for the second lower electrode 12. For example. RuC<sub>k</sub> (ruthenium oxide) may be used.

As shown in Fig. 5 (1) the second lower electrode 12 is then flattened by eich-back a CMP method a chemical mechanical polishing method for the like leaving the second lower electrode 12 in the contact hole 9 to form the second lower electrode 12 having a thickness of 1200 A in the contact hole 9 in this case Cl<sub>3</sub> is used as etching gas and the etching conditions are an RF power of 300 W and a pressure of 3 × 10<sup>2</sup> for As the etching gas the other gas such as Ar HBr of BCl<sub>3</sub> may be used or their mixed gas may be used.

The second lower electrode 12 and the diffusion barrier layer 11 may be simultaneously flattened by electh-back or a CMP method after continuously forming the diffusion barrier layer 11 and the second lower electrode 12 instead of etching the diffusion barrier layer 11.

As shown in Fig. 5 (k), a ferroelectric thin film 13 having a thickness of 2000. A composed of PZT Sr-BiTaC etc. is then formed by a sol-gel method a sputering method a CVD method of the like on the second lower electrode 12 and the buffer layer 8.

As shown in Fig. 5 (1), an upper electrode 14 composed of a conductive material such as PToTirCs having a thickness of 1500 A is then formed by a sputtering method on the ferreelectric thin film 13.

Thereafter the upper electrode 14 and the ferroelectric thin film 13 and simultaneously datterned by etching 4s shown in Fig. 6 rm. In this case. City is used as etching 4s and the etching conditions are an Fig. power of 300 Wand a pressure of 3 × 10.2 for 7 as the etching das tho other 3 as such as Ar CF<sub>4</sub> SF<sub>6</sub> HBr or BCI<sub>2</sub> may be used or their mixed gar may be used. The upper electrode 14 and the ferroelectric thin firm 13 may be seed at day etching At the time of atomic firm while of the buffer lever 8 may be estend. The ferroelectric thin film 13 need not necessarily extend over the buffer layer 8 provided that it is brought into contact with the upper surface of the second lower electrode 12.

The buffer layer £ and the interlayer insulating film 7 on the source electrode 4 and the buffer layer £ and the interlayer insulating film 7 on the drain electrode 5 and the interlayer insulating film 7 on the drain electrode 5

as shown in Fig. 1. Finally, withing leads 17 and 18 composed of All are respectively formed on the source electrode 15 and the drain electrode 15. A terroelectric memory according to the present embodiment is thus fabricated.

In the ferroelectric memory adolding to the present embodinient the second lower electrical 12 is provided in the contact hole 9 of the interlayer insulating film 7. In partierning the upper electrical 14 and the ferroelectric than film 13 by a techniq interciper the conductive malerial for the second lower electrical 12 does not adhere or deposit on sidewalls of the ferroelectric thin film 13. Even if the conductive material for the upper electrical 14 adheres or deposits on the sidewalls of the ferroelectric thin film 13 in durrent does not loak between the upper electrode 14 and the second lower electrical 12 because the second lower electrical 12 is provided in the contact hole 9 of the interlayer insulating film 7. As a result, the reliability and the yield of the ferroelectric memory are improved.

In the step shown in Fig. 5 ix, the ferroelectric thin fill 13 is formed on the interlayer insulating film 7 through the buffer layer 8 is what the stress applied to the ferroelectric thin film 13 is retrieved by the buffer layer 8. Therefore, the ferroelectric thin film 13 is prevented. 25 from being cracked, and consistent elements are prevented from reacting with each other for example, reaction between the ferroelectric thin film 13 and the interlayer insulating film? As a result, the reliability and the yield of 30 the ferroelectric memory are further improved.

Furthermore, the ferroelectric thin lim 1.3 is formed on the second upper electrode 12 composed of a material which is low in reactivity for example. Pt, and the interlayer insulating him 7 is provided between the ferroelectric thin thin 1.3 and the sitiod substrated. Is official to constituent elements are sufficiently provented from reacting with each other or includify diffusing between the ferroelectric thin him 1.3 and the sitiods substrate.

Description is now made of operations performed by the ferroelectric memory shown in Fig. 1. A sufficient positive voltage to inversely polarize the ferroelectric thin tilm 10 is applied to the upper electrode 14 to set the voltage of the upper electrode 14 to set the voltage of the upper electrode 14 to set and consequently the surface of the forcecent or time tilm 13 with the upper electrode 14 specialises vibrated and the surface of the ferroelectric thin till with the second lower electrode 12 is possitively that sec

In this case, the surface of the second lower effect trode 12 with the ferroelectric tim film 13 is negatively so charged, and the surface of the first tower electrode 3 with the gate insulating film 2 is positively charged. As a result, an inversion layer, a termed in the charriel region 8 networks to second 3 and the drain federal

to the upper electrode 14 to set the voltage of the upper electrode 14 to zero again. Consequently the surface of the ferroelectrot thin thin 13 with the upper electrode 14 is positively charged, and the surface of the ferroelectric thin thin 3 with the second lower electrode 12 is negatively charged.

In this case, the surface of the second lower electrode 12 with the ferroelectric thin film 13 is positively charged, and the surface of the first lower electrode 3 9 with the gate insulating film 2 is negatively charged. As a result, no inversion layer is formed in the channel region 6 between the source region 4 and the drain region 5 so that the FET is turned off.

When the ferroelectric thin film 13 is thus sufficiently polarized inversely the FET can be selectively turned on or off even after a voltage applied to the upper electrode 14 is set to zero Therefore it is possible to discriminate between data "1" and "0" which are stored in the Terroelectric memory by detecting a current between a source and a drain

A voltage other than "0" by which the FET can be selectively turn on or off may be applied to the upper electrode 14

As the ferroelectric thin him 13 ferroelectrics composed of the following materials may be used

> (1) Bismuth system layer structure ferroelectrics expressed by the following general formula may be

$$(B_{1_2}O_2)^{2+}(A_{n-1}B_nO_{3n-1})^{2-}$$

A is Sr Calor Balland B is Till Tal Nb. W or V When n = 1

B<sub>12</sub>WO<sub>6</sub> B<sub>12</sub>VO<sub>5 5</sub>

When n = 2

BigO<sub>31</sub> SrTa<sub>2</sub>O<sub>6</sub> (SrBigTa<sub>2</sub>O<sub>6</sub>) SBT BigO<sub>7</sub> SiNb<sub>2</sub>O<sub>6</sub> (SrBigNb<sub>2</sub>O<sub>2</sub>)

When r 3

Bi2O3 \* SrTa2O5 \* BaTiO3 Bi2O3 \* SrTaO6 \* SrTiO3 Bi2O3 \* Bi2Ti3O4 (Bi4Ti3O12) - BiT

Whenn 4

r2) Ferroelectrics (of an isotropic material system) expressed by the following general formula may be used.

$$\begin{array}{ll} \mathsf{Pb}(Z', T_{1_{12}}) \mathsf{O}_2 & \mathsf{PZT} \cdot \mathsf{Pb}Z_{1_0} \mathsf{s}\mathsf{Tl}_0 \mathsf{s}; \mathsf{O}_3 \\ \mathsf{Pb}_{1_1} \mathsf{Ld}_3 \mathsf{l}(Z_{1_1} \mathsf{Tl}_{1_1,2}) \mathsf{O}_2 & \mathsf{PLZT} \\ (\mathsf{Sf}_{1_1} \mathsf{Qd}_4, \mathsf{Tl} \mathsf{l} \mathsf{O}_2) & \mathsf{PLZT} \\ (\mathsf{Sf}_{1_2} \mathsf{Qd}_4, \mathsf{Tl} \mathsf{O}_2) & (\mathsf{Sf}_{1_2} \mathsf{Qd}_4, \mathsf{Sf}_{1_2} \mathsf{O}_3) \\ (\mathsf{Sf}_{1_1,2} \mathsf{Qd}_4, \mathsf{N}_1) \mathsf{Tl}_{1_2} \mathsf{N}_2 \mathsf{O}_3 \end{array}$$

As a method of forming the for roelecting thin tilm 13 15 in a second period with the period w

A material for the second lower electrode 12 and 25 methods and the particle of the profitor of the other material may be used Examples include noble metals (Au Ag Pt Ru Rh Pb Os ir etc.) high-metling point metals (Co W Ti etc.) high-metling point metals (Co W Ti etc.) ingh-metling point metals (Th IrSiN etc.) conductive oxides (RuC), RhO<sub>2</sub> OSO<sub>2</sub> IrO<sub>2</sub> ReO<sub>2</sub> ReO<sub>3</sub> MO<sub>2</sub> MO<sub>2</sub> SrRuO<sub>3</sub> SrRuO<sub>3</sub> DS-pRuO<sub>3</sub>, yelloy or alloys of the materials

The second lower electrode 12 and the upper electrode 14 may have a multilayer structure of the above-mentioned materials or a two-layer structure in which a 35 Pt layer is formed on a Tilayer for example

Materials for the first lower electrode 3 and the connecting layer 10 are not limited to polysilicon or W. Other conductive materials may be used.

Furthermore, although in the above-mentioned embodiment, the FET is formed on the silicon substrate 1 the FET may be formed on the other semiconductor substrate or semiconductor tayor.

Although description who made of the fornodiactric mamory having an intype channel a fornodiactric mamory having an intype channel a fornodiactric mamory having a ptype channel. Sales realized by roversing the conductivity type of each layer.

Although in the above-mentioned embodiment, one contact hole 9 is provided in the interlayer insulating film. 7 on the first lower electriced 3 a plurality of contact holes may be formed in the intorlayer insulating film. 7 on the first lower electrode 3 so that second lower electriceds in the contact holes are prought into contact with

the plurality of FETs

Although in the above-mentioned embodiment description was made of a case where the present invention is applied to the ferroelectric memory which operates as a nonvolatile memory the present invention is also applicable to a ferroelectric memory which performs nonvolatile operations Further the present invention is also applicable to another dielectric device such as a capacitor having a structure in which a conductive layer is brought into contact with a dielectric film

Although the present invention has been described and illustrated in detail it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation the spirit and scope of the present invention being limited only by the terms of the appended claims.

#### Claims

#### A dielectric device comprising

a first conductive layer an insulating layer formed so as to cover said first conductive layer and having a contact hole a second conductive layer provided in said contact hole of said insulating layer and a dielectric film formed on said second conductive layer.

- The dielectric device according to claim 1 wherein said dielectric film is a ferroelectric film.
- The dielectric device according to claim 1 further comprising
  - a third conductive layer formed on said dielectric film
- The dielectric device according to claim 1 further comprising.
  - a connecting layer formed under said second conductive layer in said contact hole for electrically connecting said second conductive layer to said this conductive layer.
- 5. A dielastric memory comprising

hirst and second impurity regions formed with predetermined spacing in a semiconductor a gate insulating film formed on a region between said first and second impurity regions a first lower electrode layer formed on said gate insulating film.

an interlayer insulating film formed on said

contact hole of said interlayer insulating film and electrically connected to said first lower

electrode layer a dielectric film formed on said interlayer insulating film so as to be brought into contact with 5 the upper surface of said second lower electrade layer and

an upper electrode layer formed on said dielectric film

6. The dielectric memory according to claim 5 further comprising

a connecting layer formed under said second lower electrode layer in said contact hole for electrically connecting said second lower electrode layer to said first lower electrode layer

7. The dielectric memory according to claim 5. further

a buffer layer formed on said interlayer insu- 20 lating film

8. The dielectric memory according to claim 5 where-

said dielectric film is a ferroelectric film

- The dielectric memory according to claim 8 where
  - said ferroelectric film has a perovskite crystal structure
- 10. A dielectric device comprising

an insulating layer having a contact hole a conductive layer provided in said contact hole 35 16. The method according to claim 15 wherein of said insulating layer, and

a dielectric film formed on said conductive lay-

11. The dielectric device according to claim 10 further 40 comprising

another conductive layer formed on said dielectric film

12. A method of fabricating a dielectric device compris ing the steps of

forming a first conductive layer,

forming an insulating layer on said first conduc-

forming a contact hole in said insulating layer forming a second conductive layer in said contact hole of said insulating layer

forming a dielectric film on said second conduc-

said dielectric film is a fembelectric film

14 The method according to claim 12 further comprising the steps of

> forming a third conductive layer on said dielectric film, and

patterning said third conductive layer

10 15. A method of fabricating a dielectric memory comprising the steps of

> forming a gate insulating film on a channel region

> forming a first lower electrode layer on said gate insulating film

forming an interlayer insulating film so as to cover said first lower electrode layer and said gate insulating film

forming a contact hole in said interlayer insulating film

forming a second lower electrode layer electrically connected to said first lower electrode layer in said contact noie of said interlayer insulating film

forming a dietectric film on said interlayer insulating him so as to be brought into contact with the upper surface of said second lower electrode layer

forming an upper electrode tayer on said dielectric film, and

patterning said upper electrode layer and said dielectric film

the step of forming said second lower electrode layer comprises the steps of forming a connecting layer up to a predeter-

mined depth of said contact hole, and forming an electrode layer on said connecting layer in said contact hole

 The method according to claim 16 further compris ing the step of

forming a diffusion barrier layer on said connecting layer


18. The method according to claim 15 further compris-


forming a buffer layer on said interlayer insulating film


19 The method according to claim 15 wherein . The second street from structure


.


FIG. 1











49DOCID: 4EP\_\_0888317A2\_\_\_

# EP 0 886 317 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3 17.02.1999 Bulletin 1999/07 (51) Int Cl 6 H01L 27/115, H01L 21/3205

(43) Date of publication A2

23.12.1998 Bulletin 1998/52

(21) Application number 98304720.0

(22) Date of hing 15.06.1998

AL LT LV MK RO SI

(84) Designated Contracting States
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States

(30) Priority 16.06.1997 JP 158809/97

(71) Applicant SANYO ELECTRIC CO. LTD Moriguchi-shi. Osaka-fu 570 (JP)

(72) Inventors

Ogasahara, Satoru
 Anpachigun Gifu (JP)

 Harada, Mitsuaki Oogaki Gifu (JP)  Furukawa, Hiroaki Anpachigun Gifu (JP)

Goto, Takashi
 Oogaki Gifu (JP)

Gueshi, Tatsuro

Hikone Shiga (JP)

 Ishizuka, Yoshiyuki Inazawa Aichi (JP)

(74) Representative Calderbank, Thomas Roger et al MEWBURN ELLIS


York House 23 Kingsway

London WC2B 6HP (GB)

## (54) Dielectric device, Dielectric memory and method of fabricating the same

(57) A gate insulating layer and a first lower electrode are formed on a channel region of a shicon substrate and an interlayer insulating him is formed on the silicon substrate so as to cover the first lower electrode and the gate insulating him. A buffer layer is formed on the interlayer insulating him, and a contact hole is

formed in the interlayer insulating film and the buffer layer on the first lower electrode. A connecting layer and a second lower electrode are formed in the contact hole. A ferroelectric film film and an upper electrode are formed in this order on the buffer layer so as to be brought into contact with the upper surface of the second lower electrode.





European Patent

### **EUROPEAN SEARCH REPORT**

Application Number EP 98 30 4720

Category	Citation of occurrent with indication, where appropriate, of relevant passages	Relevant to daim	CLASSIFICATION OF THE APPLICATION (Int.CI.6)
х	PATENT ABSTRACTS OF JAPAN vol. 096, no. 008, 30 August 1996 & JP 08 088334 A (NEC CORP), 2 April 1996.	1-3, 10-14	H01L27/115 H01L21/3205
Y	* abstract; figures 3C,4 *	4-9, 15-20	
X,P	US 5 652 446 A (SAKAO MASATO) 29 July 1997	1-3,	
Υ	* column 6, line 29 - column 7, line 42; figures 5-7 *	4-9 15-20	
D.Y	PATENT ABSTRACTS OF JAPAN vol. 018, no. 144 (E-1521), 10 March 1994 å JP 05 327062 A (SHARP CORP), 10 December 1993,	4-9, 15-20	
Α .	* abstract *	1-3. 10-14	
Y	EP 0 697 720 A (TEXAS INSTRUMENTS INC) 21 February 1996	7,17,18	TECHNICAL FIELDS
A	* the whole document *	1-6, 8-16,19, 20	SEARCHED (Int.Cl.6
	*****		:

CATEGORY OF CITED DOCUMENTS

Place 'I sealer

MUNICH

Use of completion of the search

Examiner

2 F JRIM 1503 33 82 (POLCO).

X particularly relevant if taken alone Y particularly relevant if combined with another document of the same category A technological background O non-written disolosure | information challings|

<sup>23</sup> December 1998 Blackley, W

I theory or principle underlying the invention Elearher patent document, but published on, or wher the fling date. Diddocument called in the application document called for other reasons.

<sup>&</sup>amp; member of the same patent lemity, corresponding your men'

#### ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 98 30 4720

This annex is to the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Chice EDP He or The European Patent Chice is in no way visible for these particulars which are merely given for the purpose of information.

23-12-1998

	ent document n search repo		Publication date		Patent family member(s)	Publication date
US 5	652446	А	29-07-1997	JP US	8088334 A 5728616 A	02-04-1996 17-03-1998
EP 0	697720	A	21-02-1996	US JP US US	5585300 A 8116032 A 5793057 A 5665628 A	17-12-1996 07-05-1996 11-08-1998 09-09-1997